
Dual, SiGe, High-Linearity, 1200MHz to 2000MHz
Downconversion Mixer with LO Buffer/Switch
Pin Configuration/Functional Block Diagram
TOP VIEW
27
26
25
24
23
22
21
20
19
N.C.
LO_ADJ_M
28
29
18
17
N.C.
LO_ADJ_D
V CC
IND_EXTM
IFM-
IFM+
GND
IFM_SET
V CC
30
31
32
33
34
35
36
MAX19994A
EXPOSED PAD
16
15
14
13
12
11
10
V CC
IND_EXTD
IFD-
IFD+
GND
IFD_SET
V CC
+
1
2
3
4
5
6
7
8
9
TQFN
(6mm × 6mm)
EXPOSED PAD ON THE BOTTOM OF THE PACKAGE
Pin Description
PIN
1
2
3, 5, 7,
12, 20,
22, 24,
25, 26, 34
4, 6, 10,
16, 21,
30, 36
8
22
NAME
RFMAIN
TAPMAIN
GND
V CC
TAPDIV
FUNCTION
Main Channel RF input. Internally matched to 50 I . Requires an input DC-blocking capacitor.
Main Channel Balun Center Tap. Bypass to GND with 39pF and 0.033 F F capacitors as close as
possible to the pin with the smaller value capacitor closer to the part.
Ground
Power Supply. Bypass to GND with capacitors as close as possible to the pin, as shown in the
Typical Application Circuit .
Diversity Channel Balun Center Tap. Bypass to GND with 39pF and 0.033μF capacitors as close as
possible to the pin with the smaller value capacitor closer to the part.